ABSTRACT This paper presents a simplified Generalized Pulse Width Modulation (GPWM) algorithm to obtain various continuous and discontinuous PWM algorithms for a four-level inverter topology. The proposed four-level inverter is achieved by feeding the induction motor from both ends by a three-level cascade inverter from one side and by two-level inverter from other side. The proposed inverter configuration is capable to produce an output voltage of two-level, three-level and four-level in entire modulation range. In the proposed inverter topology neutral point fluctuations are absent and neutral clamping diodes are absent. With the application of various discontinuous PWM algorithms to the proposed inverter topology the switching losses are reduced when compared with continuous PWM algorithm. The simulation analyses are carried out in MATLAB/simulink environment and the results are presented.
INTRODUCTION
Voltage Source Inverters (VSI) are getting popularized in adjustable speed drive applications. To control the output voltage and output frequency of VSI, the pulse width modulation (PWM) techniques are employed. The switching fashion employed in PWM techniques reduces harmonics in the output voltage. Based on switching fashion different PWM techniques are proposed in literature [1] [2] [3] [4] [5] . Among Various PWM techniques space vector pulse width modulation (SVPWM) technique proposed in [4] [5] gives superior performance for a voltage source inverter. SVPWM discussed in [4] , in a given sampling time (T s ) the switching times for which active voltage vectors and zero voltage vectors times are given by (1) . In conventional SVPWM algorithm, the zero vector time (T z ) is divided equally among the two possible zero states. The calculation of switching times (T 1 , T 2 , T z ) require angular information (α) and magnitude of reference voltage (V ref ) at each instant, which makes the SVPWM algorithm complex.
( ) In [5] , the authors proposed a simplified algorithm where no need to calculate the angular information by using the concept of imaginary switching times. Along with simplification of algorithm, various discontinuous PWM algorithms have been presented in [7] [8] by unequal division of zero state times. However, the two-level inverters produce more harmonic distortion. In two-level inverter topologies as switching frequency increases the harmonic content in line current gets reduced. In order to have low harmonic content at low switching frequency multilevel inverter topologies are employed. Different multilevel inverter topologies are presented in literature [9] [10] . Conventional Multilevel inverter topologies like diode clamped and H-bridge topologies discussed in [9] [10] [11] require clamping diodes, separate DC-link voltages sources for their operation. Multilevel inverter topologies have the drawbacks of neutral point fluctuations and complexity increases as number of levels increases. To overcome these drawbacks and reduce complexity cascade and dual inverter topologies are presented in literature. As multilevel inverter topologies can synthesis output voltage waveform from small individual voltage sources. Two two-level inverters are cascaded to generated three level output voltage, this configuration is called cascade inverter topology proposed in literature [12] . Similarly two two-level inverter topologies feed the load from both ends called dual inverter configuration is proposed in literature [13] . Both cascade and dual inverter topologies are combined as shown in Fig.1 to generate four-level output voltage [14] [15] .
In this paper, a simplified and more generalized approach is presented to generate all possible continuous and discontinuous PWM (DPWM) signals by adding a zero sequence voltage to the commanded reference signals. The harmonic content in the output voltage is low at low switching frequency by employing proposed topology. But the switching losses can also be reduced by employing various DPWM algorithms.
PROPOSED INVERTER TOPOLOGY
The proposed circuit topology is obtained by feeding induction motor from both ends by three-level cascade inverter and two-level inverter as shown in Fig. 1 . 
To control the output voltage and frequency of proposed inverter topology, various carrier based PWM algorithms are presented in this paper. In multilevel inverter topologies to generate N-level output voltage (N-1) level shifting triangles are required. So for the proposed topology, to generate four-level output, three level shifting triangles are required. The level shifting triangles are divided into three regions R1, R2 and R3 as shown in Fig.  2 .
Fig. 2 Different regions in carrier comparison approach
Let us consider Vc be the amplitude of triangle wave and V m be the amplitude of reference wave. Now we define modulation index as
If the modulation signal lies within the region R 1 as shown in Fig. 3 , only Inverter-I is in operation and inverter-II is clamped. As the combined pole voltage of the proposed inverter produces two-level output the mode of operation is called as two-level operation. If the modulating wave is present in both regions R 1 and R 2 as shown in Fig. 5 , all the switches in inverter-I operate continuously to produce output voltage. When switches (S 1 , S 3 , S 5 ) and (S 7 , S 9 , S 11 ) are ON Inverter-I produces an output voltage of (2V dc /3). When (S 2 , S 4 , S 6 ) and (S 7 , S 9 , S 11 ) are ON inverter-I produces an output voltage of (V dc /3). When (S 8 , S 10 , S 12 ) are ON, inverter-I produces zero output voltage. Similarly, all the switches in inverter-II are clamped to produce a zero voltage. When the modulating signal is present in all the three regions as shown in Fig.2 all the switches in proposed multilevel inverter topology operate continuously to produce an output voltage. During this mode of operation inverter-I produce three-level output voltage and inverter-II produce two-level output voltage. The corresponding pole voltages of inverter-I and inverter-II during this mode of operation are given in Table-1 Effective pole voltage
The advantage of proposed control strategy for proposed multilevel inverter topology is that all the four levels of operation can be achieved in entire modulation index (from 0 to1).
PROPOSED GPWM ALGORITHM
Assume two set of instantaneous phase voltages as given in (4) As the potential O and O' are isolated, in proposed GPWM algorithm, the modulating waves are generated by simply adding zero sequence voltage to the instantaneous phase voltages as given in (6) .
Where
V zs is known as zero sequence voltage.
V max is the maximum of V an , V bn , V cn and V max,x is the maximum value of V ax , V bx , V cx in each sampling time interval. For the generation of various PWM algorithms, the variation of the constant is shown in Table-2 and the corresponding modulating signals are shown in Fig. 8 . From the Fig. 8 , it can be observed that the SVPWM has continuous modulating waveform and hence gives continuous pulse pattern. Whereas, the modulating waves of discontinuous PWM (DPWM) algorithms clamp to either positive dc or negative dc bus for a duration of 120 degrees in each fundamental cycle. Hence, the switching losses can be reduced by 33.33%. 
SIMULATION RESULTS AND DISCUSSION
The characteristics of multilevel inverter topology with different PWM algorithms have been studied and analyzed in MATLAB/simulation environment for a three phase induction motor. The induction motor parameters used in the analysis and inverter parameters are given in Table-3. For the simulation studies, the switching frequency is taken as 3 kHz. Hence, the sampling time period (T) for is taken as 0.333ms. The simulation studies have been carried out for four-level operation. Hence, to achieve four -level operation, for a sampling time period of T inverter-I is switched for a period of (2T/3) and inverter-II is switched for a period of (T/3). Moreover, when one inverter is switched other inverter is clamped. The operation of inverters for various PWM algorithms is as shown in Table- The harmonic spectra of line voltages for various PWM algorithms are shown in from Fig. 16 to Fig. 23 for four-level operation. Moreover, the harmonic spectra line voltage for two-level and three-level operation with SPWM algorithm is shown in Fig. 24 and Fig. 25 . From the harmonic spectra results, it can be observed that as the number of levels increases, the harmonic distortion also decreases. Moreover, the proposed GPWM algorithm gives all possible PWM algorithms with reduced complexity. Also, it can be concluded that as the DPWM algorithms clamp for a total period of 120 degrees in each fundamental cycle, the switching losses can be reduced 33.33%. 
CONCLUSIONS
The proposed GPWM algorithm is very simple and is less complex when compared to conventional continuous and discontinuous PWM algorithms. From the results it can be concluded that discontinuous PWM techniques reduce a total of 33% of switching losses when compared to continuous PWM algorithms. Moreover, the proposed circuit topology can generate two-level, three-level and four-level output voltages with reduced switching losses at all the modulation indices. As number of levels increases harmonic content in the output voltage gets reduced. In view of performance the proposed inverter topology is highly efficient at low voltage rating also. During faulty conditions of the drive the complete motor drive can be operated with one set of inverter by isolating other inverter from the operation.
